A novel CMOS hexaferrite circulator with 25 GHz operating frequency
نویسندگان
چکیده
منابع مشابه
TP 10.5: A 13.4-GHz CMOS Frequency Divider
The above difficulty is alleviated by use ofring-shaped transistors, where the ratio of device width and drain junction capacitance is approximately four times that of a regular layout [4]. However, such a structure proves b neficial if only oneofthedrainorsourceterminalsappearsinthesignalpath. Thus, high-speed divider topologies using stacked devices or pass gates do not necessarily achieve a ...
متن کاملA 1.35 GHz CMOS wideband frequency synthesizer for mobile communications
The design and simulation of a 1.35 GHz fully integrated CMOS frequency synthesizer for a double band receiver is presented. The proposed synthesizer is based in a wide-band PLL topology with a high reference frequency. This approach allows obtaining low phase noise, fast switching time, a low divider ratio and a reduction in the total chip area. Besides, the use of a novel charge-pump circuit ...
متن کاملDesign of a novel low-power 4th-order 1.7 GHz CMOS frequency synthesizer for DCS-1800
A low-power fully-integrated type-2 4'h-order 1.7GHz CMOS frequency synthesizer for DCS1800 application is designed and simulated in a 0.25pm process technology. The frequency switching is achieved using a novel architecture exploiting a direct digital synthesis (DDS) device as the frequency reference. The new topology significantly lowers the undesired sideband power due to divider ratio switc...
متن کاملA 28-36 GHz Optimized CMOS Distributed Doherty Power Amplifier with A New Wideband Power Divider Structure
Background and Objectives: In this paper, a new design strategy was proposed in order to enhance bandwidth and efficiency of power amplifier. Methods: To realize the introduced design strategy, a power amplifier was designed using TSMC CMOS 0.18um technology for operating in the Ka band, i.e. the frequency range of 26.5-40GHz. To design the power amplifier, first a power divider (PD) with a ver...
متن کاملA 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS
A sub-harmonic injection-locked tripler multiplies a 20-GHz differential input to 60-GHz quadrature (I/Q) output signals. The tripler consists of a two-stage ring oscillator driven by a single-stage polyphase input filter and 50I and Q-signal output buffers. Each gain stage incorporates a hard limiter to triple the input frequency for injection locking and a negative resistance cell with two po...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: AIP Advances
سال: 2021
ISSN: 2158-3226
DOI: 10.1063/5.0028225